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Complete Abstract:
The high costs associated with logic simulation of large VLSI based systems have led to the need for new
computer architectures tailored to the simulation task. Such architecture have the potential for significant
speedups over standard software based logic simulators. Several commercial simulation engines have
been produced to satisfy need in this area. To properly explore the space of alternative simulation
architectures, data is required on the simulation process itself. This paper presents a framework for such
data gathering activity by first examining possible sources of speedup in the logic simulation task,
examining the sort of data needed in the design of simulation engines, and then presenting such data.
The data contained in the paper includes information on the subtask times found in standard discrete
event simulation algorithms, event intensities, queue length distributions and simultaneous event
distributions.

